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ABSTRACT
Popular semiconductors currently being used for RF applications include GaAs and
InP. The operating frequencies for HEMTs built with these semiconductors covers the
range from 800 MHz to 100 GHz. Although high-speed operation is attainable using
GaAs or InP, product performance is limited when considering high-power applications,
where a high breakdown field and thermal conductivity is needed. Proposed about fifteen
years ago as a solution to this problem, GaN has emerged as a viable candidate to
challenge, and perhaps overtake, GaAs and InP as the dominant semiconductor in RF
products, particularly power amplifiers. This is due to its high breakdown field, large
band gap, and high thermal conductivity (relative to InP and GaAs). GaN possesses other
material parameter values that are favorable to existing technologies such as carrier
saturation velocity, dielectric constant, and piezoelectric coefficients. On a worldwide
scale, researchers and industry experts continue to work on the modeling of GaN-based
HEMT devices in hope that GaN can be used commercially in the near future.
The proposed model is physics-based, making use of the Schrodinger and Poisson
equations to establish relationships between the sheet carrier density, Fermi Level, and
device terminal voltages. The quantum well formed at the heterointerface is
approximated as a triangular well with two eigenstates, both determined from the
Schrodinger equation. The charge control equations were carried over into the I/V
derivations and channel charge derivations for capacitance calculations.
IV
Spontaneous and piezoelectric polarizations at the heterointerface are responsible for
the high density of carriers in the channel and are accounted for in the model in the
expression for the device threshold voltage. Device performance is dictated by the
aluminum mole fraction of the barrier layer. This is because the mole fraction controls
the amount of polarization at the heterointerface and consequently the 2DEG density.
I/V equations were derived incorporating both drift and diffusion components. A
two-
region model was adopted for the saturation region to account for channel length
modulation. Device conductances were derived from the drain current expressions and
results compared to experimental data gathered.
To address high frequency device behavior, parasitic gate capacitance (Cgs and Cgd)
expressions and cutoff frequency expressions are derived and presented. High voltage
conditions were assumed for the drain bias to simulate a high power scenario.
Relationships between the cutoff frequency of the device, the length of the gate, and drain
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Introduction and Historical Review
1.1 Introduction







The wireless telecommunications industry has exploded over the past decade. This is due to the increased
demand for low-cost high-volume products to be developed at a rapid pace. The rapid development of such
technology has led to smaller circuit sizes, lower power supply ranges, and increased product features. The
ever-expanding demands of consumers have led companies and researchers to find semiconductor
technologies capable of meeting such demands. Contemporary wireless semiconductor technologies based
on Silicon (Si), Gallium Arsenide (GaAs), and Indium Phosphide (InP) are used to implement various
products such as video graphics array (VGA) camera sensor modules, driver-stage amplifiers, and
integrated transceivers. These semiconductors have been used to design circuits with remarkable
performance characteristics with wide-ranging functionality. Each, however, has been shown to be limited
in its ability to handle high frequency, high power applications operating at temperature extremes.
Contemporary devices that have been implemented using the aforementioned semiconductors
include Metal Oxide Semiconductor Field Effect Transistors (MOSFETs), Metal Semiconductor Field
Effect Transistors (MESFETs), Bipolar Junction Transistors (BJTs), Heterojunction Bipolar Transistors
(HBTs), and High Electron Mobility Transistors (HEMTs). These devices have proven their capability to
implement many different types of products,
though their field of application is limited to those products
which do not require simultaneous high-power, high-frequency, high-temperature operation. The following
sections will introduce a semiconductor and device technology capable of operating in all three areas (high
temperature, power, frequency) simultaneously. The proposed semiconductor is Gallium Nitride (GaN) and
the device is HEMT.
The following variables all refer to DC quantities and not AC quantities as their subscripts would
imply otherwise: Vgs, Vlh, Vds, lds, IdMm lisa and Vc(x).
1.2 HEMT: What is it?
HEMT is an acronym for High Electron Mobility Transistor. Like other devices, the HEMT has numerous
"aliases"
such as MODFET (Modulation Doped Field Effect Transistor), SDFET (Selectively Doped Field
Effect Transistor), HFET (Heterojunction Field Effect Transistor), and TEGFET (Two-Dimensional
Electron Gas Field Effect Transistor) [1], Each alias describes either the structure of the transistor or some
characteristic of it. For example, from the aliases provided it can be gathered that the structure is not
entirely made from one semiconductor and that current conduction is carried out through a
two-
dimensional electron gas (2DEG). Figure 1 . 1 shows the epitaxial structure of a HEMT transistor in its
entirety, complete with source and drain terminals.
Barrier
Layer
Fig 1.1. HEMT epitaxial structure. From top to bottom, charge control is
made possible via a Schottky contact, followed by a cap layer, charge
donor region, spacer layer, and buffer. The buffer is grown on top of a
nucleation (substrate) layer (not shown in the picture).
At first glance, the HEMT structure pictured in Fig. 1.1 is reminiscent of other FET devices. In actuality,
the HEMT is a combination of the MOSFET and MESFET. In a MOSFET structure, the gate is separated
from the channel by an insulator, allowing for charge control over the channel. In a HEMT, the gate is
separated from the channel by a barrier layer. The barrier layer is made of an alloy of the buffer
semiconductor and is shown in the figure to have three sub layers: 1) Un-intentionally doped (UID) Cap
Layer, 2) Intentionally Doped (ID) Charge Donor Layer, and 3) UID Spacer Layer. The barrier layer and its
sub layers will expounded upon later. The current channel is located in the buffer layer. One of the
differences between the MOSFET and HEMT structures lies in the fact that the charge control in a
MOSFET occurs via a MOS capacitor whereas in a HEMT the charge control is through a Schottky
contact. The big difference is that a MOS capacitor can be used over a wide range of gate voltages, limited
only by the breakdown voltage of the insulator between the gate and channel. This is not the case with the
Schottky contact whose gate voltage range is limited by the barrier height of the metal. The height of the
barrier depends on the type of metal the gate is made of and the semiconductor the gate is placed in contact
with. Another difference between the MOSFET and HEMT devices concerns the carrier confinement in the
channel. Assuming a MOSFET fabricated in Si, the energy difference between the Si02 insulator and Si
substrate is on the order of a few electron volts (eV) resulting in exemplary carrier confinement. The
HEMT device does not use an insulator and relies on heterointerface polarization fields and interface
conduction band discontinuity for carrier confinement. The band discontinuity is less than 1 eV, resulting in
a worsened carrier confinement relative to Si. For the same reason a HEMT is different from a MOSFET,
the HEMT is similar to a MESFET. Both the MESFET and the HEMT employ a Schottky contact to
mediate current flow in the device. The difference between these devices is how the mediation is
performed. For example, in a MESFET there is no barrier or insulation layer between the gate and channel
so current flows directly beneath the gate between the source and drain terminals. The magnitude of current
is regulated by the amount of reverse bias applied between the gate and source terminals modulating the
depletion region width beneath the gate. The depletion region extends into the current path controlling the
volume of current flowing through the device. From a device standpoint, this is fundamentally different
than a HEMT which operates more like the MOSFET.
There is another difference between the HEMT and MESFET structures other than how the current is
mediated in the devices. In a MESFET, a Schottky contact is placed on top of a doped semiconductor
channel and is reverse biased to control the amount of current flowing in the device. The channel is located
directly beneath the gate in the doped semiconductor. So, if one wishes to design a structure capable of
higher current density, one would be inclined to increase the doping density of the semiconductor. The
problem with that is that, as the doping density increases, the mobility of the current-carrying electrons
decrease as more and more carriers are squeezed into a static-sized region. So although the overall goal of
increasing current density may be realized, the magnitude of change will not be as pronounced as if the
mobility of the carriers were able to maintain its value. This is the problem the HEMT was proposed to fix
with its introduction by Dr. Takashi Mimura in the late 1970's [2]. By employing a modulation doping
scheme, the HEMT physically separates the current channel from the doped semiconductor, allowing for
the carrier density in the channel to benefit from a doped semiconductor region without suffering from
reduced carrier mobility due to impurity scattering.
A discussion of the band diagram of the device may help to clarify some of the device aspects























Fig 1.2. HEMT Band diagram corresponding to structure in
Fig. 1.1.
The band diagram has been appropriately labeled to show the relationship between the figures. Progressing
from left to right, the diagram shows how the energy bands of the semiconductor bend to account for
internal electric fields, band discontinuity, and depletion regions created at the different interfaces. The
metal-semiconductor (MS) contact at the left side of the figure results in a depletion region on the
semiconductor (donor region) side of the junction and an associated barrier height, ipm. Since the donor
region is doped n-type, the conduction band, Ec, is observed to slope downward as the distance from the
MS interface increases. The spacer layer is undoped so electrons from the donor region diffuse into the
spacer layer causing the conduction band to bend upwards. Continuing rightward, an interesting
phenomenon is observed where the spacer layer meets the buffer layer. Earlier it was stated that the buffer
and barrier layers had the same base semiconductor type, but that the material making up the barrier layer
had a defined alloy composition. This alloy composition causes the energy gap of the barrier layer to be
larger than that of the buffer layer resulting in a conduction band discontinuity, AEC, at the interface. This
discontinuity results in the formulation of a triangular potential well directly adjacent to the interface. In
this potential well, a two-dimensional electron gas (2DEG) forms (indicated by the dark buildup in the well
beneath the Fermi Level);
"two-dimensional"
refers to the reduced dimensionality of the electron
momentum inside the accumulated region [1]. The density of the 2DEG depends on two components: 1)
Donor component, 2) Polarization component. The donor component is directly related to the thickness and
doping density of the charge donor region in the barrier layer. When the device is fabricated an equilibrium
state is created in the absence of any external bias. The Fermi level aligns between all regions and all
mobile carriers are depleted from the barrier layer directly below the gate. The depleted carriers empty into
the potential well and become trapped by potential barriers on either side. At this time it is pertinent to add
that the barrier layer must be thin enough so that the depletion regions of the MS interface and
heterointerface overlap so the semiconductor area below the gate is entirely depleted. If they do not overlap
and mobile carriers are left in the region, a conducting channel may form in the barrier layer in the presence
of an applied drain to source bias, Vds. This parasitic MESFET channel will degTade the performance of the
device to such an extent that it will be rendered unusable. The other component adding to the 2DEG density
is the polarization component (assuming the buffer layer semiconductor to be piezoelectric). The
polarization component is made up of two sub-components: 1) Piezoelectric component, and 2)
Spontaneous component. The piezoelectric component is created from the tensile strain resulting from the
differences in lattice constants between the buffer and barrier layers. The tensile strain creates an electric
field pulling more charges into the channel and raises the concentration of the 2DEG. Increasing the alloy
composition in the barrier layer increases the amount of tensile strain at the interface and, consequently, the
number of induced charges. It is important to mention here that the alloy composition, if too high, can
cause bonds to break at the interface, forming misfit dislocations resulting in performance degradation. If
the alloy composition is so high that bonds break, the strain at the interface is said to be relaxed (less than
full strain). The optimal scenario is to have full strain at the interface resulting in the highest amount of
piezoelectric polarization-induced charges. The alternate polarization sub-component, termed spontaneous
polarization, results from the cation and anion positions in the lattice [3]. Differences between the
spontaneous polarizations of two adjacent layers can create a high density of mobile carriers. Both
polarization effects create electric fields at the heterointerface which help to confine the carriers to the
potential well. With the reasoning behind the potential well having been thoroughly discussed, attention
can now return to the band diagram. As one progresses further right extending into the buffer layer, the
band diagram is observed to flatten out and become constant as expected.
As will be demonstrated in this thesis, Vgs is ultimately responsible for the 2DEG concentration level in
the potential well so discussing the relationship between Vgs and the Fermi Level, Ef, is pertinent to
understanding device behavior presented in the theory section. Fig. 1.2 provides a visual representation of
Vgs's effect on the system. It is important to note here that any change in Vgs does not change the band
bending in the barrier layer. Any change in Vgs shifts the energy bands of the entire barrier layer either up,
if Vgs is negative, or down, if Vgs is positive, thereby modulating the distance between the bottom of the
conduction band discontinuity and the Fermi Level, Ef. It is this distance between the bottom of the
conduction band and Ef which dictates the magnitude of the 2DEG concentration. In the next chapter,
relationships will be presented between the 2DEG sheet carrier density, ns, and Ef and ns and Vgs.
1.3Why GaN?
In recent years Gallium Nitride (GaN) has emerged as a viable candidate to replace the
"wireless"
semiconductors listed in Section 1.1 whose performance capabilities limited them to products that did not
require simultaneous high frequency, high power, high temperature operation. High Electron Mobility
transistors on GaN substrates have demonstrated an ability to handle the operational modes collectively
better than the aforementioned semiconductors. Table 1 . 1 lists the material parameters for GaN, SiC, Si,
GaAs, and InP for comparison. It is clear from the table that GaN collectively is a very appealing
semiconductor technology in that it blends "the best of
everything"
- high frequency operation, high
temperature capability, with high power capability. According to Table 1.1, GaN has the highest
breakdown field and bandgap at 5
MV-cm"'
and 3.42 eV, respectively. These material parameters are a
testament to its high power density, PD, capability revealing its ability to handle severe biasing conditions.
The mobility, dielectric constant, and carrier saturation velocity reveal the ability ofGaN to operate at high
frequencies. The relative dielectric constant is 10 and the saturation velocity is 1.45x1
07
cm/sec, which is
second only to SiC. The electron mobility is superior to that of SiC. The low dielectric constant means that
any parasitic capacitances in the device will have less of an effect on the intrinsic frequency response of the
device. For instance, having a lower dielectric constant helps to lower the values of the gate capacitance,
gate-to-source capacitance, Cgs, and gate-to-drain capacitance, Cgd. Lowering the aforementioned
capacitance values raises the cutoff frequency,/?-, and maximum oscillation frequency, fmax, of the device. /T
and/mav are figures of merit used to define the switching speed and power gain of adevice, respectively [1].
Table 1.1. Semiconductor material parameter comparison [4,5].
Parameter GaN SiC Si GaAs InP
Breakdown Field (V-cm1) 5xl06 lxlO6 3xl05 4xl05 5xl05
Bandgap (eV) 3.42 2.36 1.11 1.43 1.344
Electron Mobility (cm2/V-sec) 1100 900 1400 8500 5400
Relative Dielectric Constant 10 9.66 11.7 12.5 12.5
vsa,
(xlO7
cm/sec) 1.45 2.5 1 0.7 1.5
Thermal Conductivity (W/cm-K) 1.7 4.9 1.3 0.54 0.68
The thermal conductivity of 1 .7 W/cm-K is second only to SiC, allowing GaN to maintain performance
levels at elevated temperatures. GaN HEMT devices have even been grown on SiC substrates to benefit
from the higher thermal conductivity, therefore enhancing performance.
Another aspect of GaN which makes it very attractive is that it is a piezoelectric material. It, therefore,
benefits from the polarization effects mentioned in the previous section. These effects help to raise the
concentration of the 2DEG a great deal. When compared to GaAs-based HEMT structures, the 2DEG
concentration has been observed to be more than five times larger [6] leading to increased current and
power densities. The most commonly used alloy in the barrier layer to create the lattice strain at the
heterointerface is Aluminum (Al). Most authors have referred to such structures as AlGaN/GaN HEMTs, or
simply AlGaN
HEMTs indicating what the barrier layer is made of. Authors will sometimes opt not to
explicitly say what the aluminum composition is in the barrier layer, instead indicating it as a subscript to
the acronym for the device as: AlmGa]mN, where m is called the aluminum mole fraction and is between 0
and 1 with a 0 corresponding to pure GaN and 1 corresponding to pure AIN.
References [7,8,9] report physical samples that have been fabricated and tested for device performance.
Testing of these devices revealed continuous wave (CW) power density values, PD, as high as 16.5 W/mm
with fmax and fT values as high as 100.9 GHz and 50 GHz, respectively. In [8], a power HEMT was
fabricated and shown to withstand biasing up to 600 V legitimizing itself as a power device for motor drive
and power applications. In [7], drain biasing went as high as 60 V revealing the GaN-based HEMTs
effectiveness in being considered for power amplifier applications. The results published by these authors,
along with the steady improvement in growth techniques for GaN, has many researchers and companies
eagerly awaiting its commercial availability.
1.4 Contemporary Modeling Issues
The growth and modeling issues associated with GaN and GaN-based HEMTs are undoubtedly the reason
which has thus far kept it from wide-spread use commercially. Steady progress has been made each year,
although more is needed until mass production of GaN products can begin. Contemporary issues under
scrutiny include:
1 ) Modeling of thermal and trapping effects.
2) Correct incorporation of polarization term in device threshold voltage equation.
3) Modeling of growth process, and
4) I/V current modeling incorporating both diffusion and drift current components in linear and
saturation regions of operation.
The above issues are of utmost importance if GaN-based HEMTs are to be used to develop high-speed
wireless products. The "thermal
effect"
refers to the mobility degradation of the carriers as the device heats
up. This effect is observed as a drop in drain current with increasing drain bias. Correct modeling of the
phenomenon is essential for predicting device behavior under high bias, high temperature conditions. The
"trapping
effect"
refers to electron traps incorporated in the structure during material growth and device
fabrication. The trapping effects include transconductance frequency dispersion, current collapse, light
sensitivity, and gate- and drain-lag transients [10]. Understanding these trapping effects and how to
correctly model them allows for accurate device simulations to be performed and increases the reliability of
circuit simulations that will be performed when GaN-based HEMTs are incorporated into circuit designs.
Although encouraging work has been performed with regards to modeling the polarization induced charge
[6,1 1], more work is needed to model how the polarization effects at the heterointerface affect the threshold
voltage of the transistor for elevated mole fractions. Many I/V models have been reported to predict current
levels in both the linear and saturation regions of operation but none, to the best of the author's knowledge,
have included both drift and diffusion components in the derivation of the linear and saturation region
current equations. Such a model would be valuable in that it could be used to derive small-signal device
parameters and provide insight into device behavior under different biasing conditions.
The modeling issues outlined in this chapter provide the reasoning why GaN has not seen wide
commercial use. GaN usage is sure to increase in the near future as these issues become well understood by
researchers.
1.5 Literature Review
Several existing models, equations, and constants were used in this thesis to produce the results presented
later. All of the borrowed literature was chosen because of its proven accuracy. This does not mean,
however, that all the adopted models and/or equations are 100% accurate. This chapter details what models
have been adopted in this thesis, why they were adopted, and what their limitations are. This is done to give
the reader an appreciation for why certain parameters or expressions were used and to provide motives for
future research.
In [1,12] a relationship is derived between the sheet carrier density, ns, and the Fermi Level, Ef. The flow
of the derivations differed slightly from one another, although the end result is the same. Both derivations
assumed the quantum well at the heterointerface to be triangular and mentioned the use of the Schrodinger
equation to generate the quantum well eigenstates. The final equation detailing the relationship between ns
and Efwas found, in both cases,
to be [1,12],
ns -DkBTln l + e
E/~E0
kT
+ DkBT In l + e
kj
(l.l)
where kB is Boltzmann's constant, 7 is temperature in Kelvin, E0 and E, are the quantum well eigenstates,
and D is a constant equal to
47rm*/h2
(h is Planck's constant and m* is the electron effective mass in GaN).
With only two eigenstates considered, equation (1.1) is relatively easy to formulate and does produce
reasonably accurate results. However this strength is also the equation's greatest weakness. Since the
number of eigenstates has been limited to two, the accuracy of it is limited to certain regions. Most don't
consider this
"weakness"
when the device is biased in the strong inversion region since the lower
eigenstates are highly populated.
References [1,13,14] have provided linear charge-control models relating ns to Vgs using the Poisson









where s(m) is the dielectric constant of the barrier layer, q is the electron energy, dd is the thickness of the
charge donor region in the barrier layer, dt is the thickness of the undoped spacer region in the barrier layer,
Ad is the effective width of the 2DEG, Vgs is the applied gate bias, and V,h is the threshold voltage. When
biased in the strong inversion region, equation (1.2) has been shown to be quite accurate in its ns
concentration predictions [15]. Since (1.2) is a linear equation, its accuracy decreases for Vgs values near
threshold and below where ns has been experimentally observed to decrease at an exponential rate [16].
This weakness was deemed acceptable since the transistor was biased to operate in the strong inversion
region only.
The I/V model that was adopted closely followed that reported by Rashmi et al. [17,18]. It was decided
that this model was the best to start since it incorporated drift and diffusion components in the linear region
[17], accounted for channel length modulation in the saturation region by using the 2D Poisson equation
[18], and incorporated a reliable carrier mobility model reported by Ruden et al. [19]. The problem with the
current model reported in [17] is that it does not account for channel length modulation in the saturation
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region, assuming drain current to remain constant with increasing drain bias. The problem with the model
reported in [18] is that it neglects to incorporate the diffusion current component altogether. Although these
papers reported good results, a revised model should be made that accounts for both drift and diffusion
current components, and channel length modulation.
The threshold voltage model that was used was proposed by Rashmi et al. [15]. In [15], V,h is given to
be dependent on the magnitudes of the polarization fields induced at the heterointerface as,
V>)=f.M-ABI-^-<^W,+rf,) (13)
2e(m) {m)
where <pm is the Schottky barrier height, AEC is the conduction band discontinuity at the hetero-interface, ND
is the doping density, and o{m) is the polarization-induced sheet charge density. Using (1.3), V,h can
theoretically be calculated for a device of specified geometry and mole fraction. The author found it
difficult to calculate reasonable Vlh values using (1.3) for devices of mole fractions in excess of 0.15,
limiting the number of experimental samples that could be used for data comparison. The model that was
adopted for a{m) was reported by Ambacher et al. [6] and showed excellent agreement between calculated
and experimental results, substantiating the polarization model's credibility. Attempts were made to locate
other authors who may have tried to obtain a relationship between V,h and a(m) but very little has been done
up to this point. The inability of (1.3) to reliably calculate Vlh values for devices with high aluminum
content was found to be a huge setback in that it limits the scope of the model to a narrow range of devices.
Further research is needed to fully understand the polarization effect on the device threshold voltage.
The models just discussed were used in this thesis for one of two reasons: 1) They provide accurate
predictions for the biasing conditions considered, or 2) They can be improved upon. In either case, they
provided an excellent starting point for understanding device behavior along with what past researchers
have done to model that behavior.
1.6 Contributions
The contributions of this thesis are as follows:
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1) A relationship between the sheet carrier density, ns, and Fermi level, Ef, incorporating two
quantum well eigenstates is shown. Plots are given to visually show ns's dependence on Ef.
2) A relationship between the applied gate voltage, Vgs, and the sheet carrier density is presented. The
relationship was derived from the Poisson equation and aims to provide an understanding of how
Vgs affects ns.
3) Relationships between ns and the barrier thickness and V,h and the doping density are presented
with discussion to provide understanding of how changing aspects of the barrier layer will change
device performance.
4) Linear and saturation region drain current equations are derived. Drift and diffusion components
are included in both regions. Channel length modulation has also been incorporated in the
saturation region. Predicted results are compared with experimentally measured data.
5) Device transconductance and output conductance have been derived. Both are plotted for various
bias conditions whose plots are coupled with discussion to provide insight into the results
calculated by the derived model. Conductances were derived using the current equations so both
drift and diffusion components are incorporated.
6) Expressions for gate-to-source and gate-to-drain capacitance are derived. When the device was
biased in the saturation region, the channel charge was calculated using a two-region model
(High-
Field region and Low-Field region). The device capacitances are plotted against applicable bias
conditions. Discussion is provided to interpret the results and provide insight into the device's
high power, high frequency capabilities.
7) An expression for the intrinsic cutoff frequency of the device is presented and relationships are
established between the cutoff frequency of the transistor, length of the gate, and the drain bias.
1.7 Thesis Organization
This thesis has been partitioned into five chapters: 1) Introduction and Historical Review, 2) Theory /
Model Formulation, 3) Materials and Apparatus, 4) Results and Discussion, and 5) Conclusions and Future
Work. Each of these chapters provides information pertinent to the understanding of the proposed material
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along with what future modifications can be made to extend the work further. Subsections are included in
the larger chapters, such as this one, where many important topics are presented and discussed. The
chapters just mentioned are listed below with a brief description detailing their contents.
Chapter 1 - "Introduction and Historical
Review"
provides all background information needed to form a
basic understanding of what a HEMT device is, how it operates, and how it compares to other structures,
notably a MOSFET and MESFET. Background is given about the GaN semiconductor and why it is
favorable when compared with other leading wireless semiconductors. The motivation for the thesis along




details the derivational process for most equations used. Some equations
that were borrowed from other authors were not re-derived since the sources can be referenced directly.
Other equations that had lengthy derivations listed only the final equation with the intermediate steps of the
derivation saved for the appendix attached at the end. Chapter 3 - "Materials and
Apparatus"
is a semi-
formal discussion detailing all materials used to complete this thesis. The reference used for experimental




presents results for each section in Chapter 2. A complete analysis is provided for
each figure and additional insight is offered to reinforce important points. In Chapter 5 - "Conclusions and
Future
Work"
the results of the thesis are wrapped up into a brief summary highlighting the strengths and
weaknesses of the proposed model. Major weaknesses are again mentioned to provide a foundation for





2.2 Sheet CarrierDensity, ns, vs. Fermi Level, Ef
2.3 Sheet Carrier Density, ns, vs. Gate Voltage, Vgs
2.4 Sheet Carrier Density, ns, vs. Barrier Thickness, dd
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2.6 Current-Voltage Characteristics
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2.1 Introduction
This chapter presents two models that are capable of predicting 2DEG carrier concentration levels. One of
the 2DEG models is later used to derive drain current equations and associated small-signal parameters
such as transconductance and parasitic gate capacitances. Of the two models presented, the first relates the
2DEG concentration to the Fermi level using Fermi-Dirac statistics and the second relates the 2DEG
concentration to the applied gate-to-source bias using the Poisson equation. The high electron mobility
transistor I/V characteristic curve equations are derived next followed by a detailed derivation of the
small-
signal parameters.
2.2 Sheet Carrier Density, ns, vs. Fermi Level, Ef
The performance of the HEMT device is centered on the concentration of the 2DEG. Therefore a model
must be developed that can accurately and reliably predict the 2DEG concentration. Multiplying the
density-of-state by the probability of occupancy function for finding an electron at a particular energy level




where D(E) is the density-of-state function and f{E) is the probability
function for finding an electron at a







where kB is Boltzmann's constant, T is the temperature in Kelvin, Ef is the Fermi level, and Ec is the
conduction band energy level. Fermi-Dirac statistics account for two restrictions: (1) It is impossible to
distinguish one electron from another, and (2) No two electrons may occupy the same energy state, referred
to as the Pauli exclusion principle [1]. Since the minimum energy valley in GaN, the Y valley, is spherical
with respect to momentum, the valley can be characterized by a single effective mass, m*. Therefore the
density-of-state function can be defined as follows (considering only the two lowest energy levels in the
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where E0 is the lowest subband energy level, E\ is the second-lowest subband energy level, h is Planck's
constant, and rn is the electron effective mass in GaN. Plugging (2.2) and (2.3) into (2.1) yields [1],
=^-dE+









E>l +ekT"l + e K'
Performing the integration yields an equation relating the channel carrier density, n to the Fermi level, Ef,
nK
= DkBT In l + e
kT





Using Schrodinger's equation and assuming a triangular potential well, expressions for




Fig. 2.1 shows a close up of the triangular quantum well at the heterointerface. The incorporated







Fig 2.1. Conduction band profile showing the discrete
eigenenergy levels E0 and ,. y shifts up and down with applied
Vgs filling or emptying the energy levels with electrons.
If the Fermi level increases, eigenstates E0 and Ej can be expected to fill with electrons raising the 2DEG
concentration. Conversely, E0 and Et can be expected to be emptied of their electrons if the Fermi level
drops.
Analysis of equation (2.4) reveals an exponential relationship between Ef and n, for Ef values that cause
the arguments of the exponential terms to evaluate to less than zero. In this range, Ef is well below both
eigenenergy values of E0 and Et. Previous research indicates the range for ns in this region is anywhere
from
106
cm"2, for very low values of Ef, to
1010 cm"2
for higher values of Ef. A linear dependence between
, and Ef begins when Ef approaches E0 in magnitude forcing the
exponential term to evaluate to unity or
larger. This region is known as the strong inversion region and is the target biasing region for the device for
amplifier applications, n, values in this region have been found to be on the order of
10"~1013 cm"2
using
the AlGaN/GaN heterostructure system.
To explicitly find the sheet carrier density as a function of the Fermi Level, equation (2.4) can be solved
iteratively until convergence for a given
Fermi level value. For example, if it was desired to find the
equilibrium sheet carrier density, ns0, Ef would be set equal to zero in equation (2.4) and an initial value
would be used for ns in the E0 and E, expressions. The resulting E0 and E, values would then be plugged
into the right hand side (RHS) of equation (2.4) so that a numerical answer can be determined for the left
hand side (LHS) of the equation. This new value for rc,
is then re-substituted into the E0 and E, expressions.
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The new E0 and E, values are again plugged into the RHS of equation (2.4) and the value for the LHS is
solved for. This iterative process is repeated until the ns, E0, and E, values no longer change. When this
happens, it can be said that the equation converged on a value for ns for the given Rvalue of 0 eV.
Having shown how equation (2.4) can be used to find an ns value for a given Rvalue, one can see
how (2.4) can also be used to obtain a series of values for ns for a specified range ofEf values. In the results
section, a plot will be made detailing the relationship between ns and Efand insight will be given to shed
some light on their relationship and how they are ultimately dependent on Vgs.
2.3 Sheet Carrier Density, ns, vs. Gate Voltage, Vgs
Equation (2.4) shows the relationship between the sheet carrier density, ns, and the Fermi level, Ef, and
assumes a triangular potential well with only the first two quantum states (E, and E0) occupied. Another
equation for ns can be obtained by using the Poisson equation in conjunction with the total depletion
approximation. If it is assumed that the interface depletion region and gate depletion region overlap one







q(dd + d, + Ad)
where m is the aluminum mole fraction, e(m) is the dielectric constant of AlGaN, dd is the thickness of the
doped AlGaN barrier layer, d, is the thickness of the undoped AlGaN spacer layer, Ad is the effective width
of the 2DEG, q is the electron charge, Vgs is the applied gate-to-source voltage, and V,h{m) is the
polarization-dependent threshold voltage given as [15, 17, 18],
where <pm is the Schottky barrier height, AEC is the conduction
band discontinuity at the hetero-interface, ND
is the doping density, and a(m) is the
polarization-induced sheet charge density given as [20],
\<?H =K, {AlmGa,_mN)-Psponl {GaN)+ Ppiezo{AlmGa,_mN] (2.7)
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where Pipom(AlmGa,.mN) and Pspnnl(GaN) are the spontaneous polarization of the AlGaN barrier layer and
spontaneous polarization of the GaN buffer layer, respectively, and can be expressed as [20],
pspm, {AlmGa,_mN) = -0.052m - 0.029
Pspmu{GaN) = -0.029
and PPjezo(AlmGai_mN) is the piezoelectric polarization of the AlGaN barrier layer and can be expressed as
[21],
Pp,eZ0 {AlmGa,_mN) =<w \e{m)]+ (l - m)PN [e{m)]
where




PGaN [e{m)] = -0.91 %e + 9.54
If*2
e is the basal strain and is related to the lattice constants of the GaN substrate and AlGaN barrier such that,
t(m)=aGaN~aAfN^
aAlGaN\m)




The units of each polarization are in Coulombs per square meter (C/m ). The piezoelectric polarization of
the GaN buffer layer, Ppiew(GaN), is assumed to be negligible since the buffer layer is much thicker than
the barrier layer. If it were included, it would be subtracted from the AlGaN piezoelectric polarization term
inside the absolute value brackets of equation (2.7). Equation (2.5) assumes no drain-to-source bias (Vds =
0V) and models the total amount of charge depleted from the barrier layer.
The sheet carrier density can be determined as a function of Vgs according to equation (2.5). This
was done by finding a best fit line to the linear portion of the ,, vs. Ef curve discussed in Section 2.2. Using




Solving the above equation for Ef and plugging into equation (2.5) leaves an expression that can be solved
for ns as a function of gate voltage, Vgs,
ns{m)--
Solving forn



























Equation (2.8) is the resulting linear charge control equation for ns in terms of V^. It should be noted that
since a best-fit line was used for the linear portion of the ns vs. Ef curve, equation (2.8) will be accurate for
predicting channel concentrations in the strong inversion region only, where a linear dependence is
observed between ns and Vgs. This will be discussed further in the results section.
2.4 Sheet Carrier Density, ns, vs. Barrier Thickness, dd
Equation (2.5) was used to show the relationship between sheet carrier density and barrier thickness. Both
Vgi and Vds were fixed at 0V so that the analysis could be performed under zero bias conditions. That left
the threshold voltage, V,h, as the last unknown left in equation (2.5) which was readily calculated using
GaN material parameters and device geometries provided in the subsequent chapter. Ef was assumed to be
zero since its magnitude is negligible compared to the other terms in equation (2.6). Using the
aforementioned assumptions and simplifications, n was calculated over a specified range for dd.
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2.5 Threshold Voltage, Vlh, vs. Doping Density, ND
Equation (2.6) was used to plot the relationship between the device threshold voltage, V,h, and barrier
doping density, ND. The same assumptions were used here as in Section 2.4, which is to say that Vds and Vgs
were set equal to OV, and Eflo OeV.
2.6 Current-Voltage Characteristics
The HEMT channel current can be modeled using the current density equation [15,17],
Ids=Wq/l(x)
f
dVc (x) kBT dn, (m, x)
x
n (m,x) + (2.9)
dx q dx
where x is the location in the channel with origin at the source side (refer to Fig. 2.2), W is the gate width,












where Ec is the critical electric field, vM, is the saturation drift velocity of electrons, and iu0 is the low-field
mobility. The first term in the parentheses of equation (2.9) accounts for the drift component and the
second term for the diffusion component of the current. Neither of the two previous charge control
equations, (2.8) or (2.5), can be used in equation (2.9) for ns because neither considers the charge density
under drain bias conditions. The charge control model to be used here has been reported in [1,15,13] as,
q{dd+di+Ad)
(2.11)
which includes the channel potential term and can be derived in the same manner as equation (2.5).













The boundary conditions for equation (2.12) can be formed by knowing the intrinsic voltages at either end
of the channel directly beneath the gate. In this case, parasitic source and drain resistances have been taken
into account making the boundary conditions as follows:
K(x)U=Vds-IdsRd
where Rs and Rd are the parasitic source and drain resistances respectively. Integrating equation (2.12) with

























The intermediate steps of the derivation of equation (2.13) are shown in Appendix I. Equation (2.13) gives
the current model for the linear region of operation. The condition that was used to determine linear region
operation was,






where !&, refers to the saturation drain current to be derived next.
To get the saturation region drain current equation a different approach was used. In saturation, the
channel is separated into two regions: (1) A Low-Field Region, and (2) A High-Field Region [18]. The
high-field region occurs close to the drain side where the channel experiences pinch-off as shown in Fig.
2.2. The majority of the applied drain voltage will be dropped across this pinched off region and all current
can be considered drift current due to the electric field through the region. Progressing from the drain
toward the source, the channel becomes "less
stressed"
by the applied V^ and eventually becomes
un-
pinched. From this point to the source the channel is in the low-field region [18]. Here, both drift and
diffusion current components act. The saturation current model that follows includes the drift and diffusion
components in the appropriate regions of the channel to obtain an expression for the current.
In the high-field region, the carriers are velocity saturated and the dominating current component
is due to drift. The first step in establishing a saturation region drain current equation is to find the length of
the low-field region, L;. When the channel position, x, is equal to Lj, the electric field will reach its critical












Figure 2.2. HEMT device structure showing separation of
channel into low-field region, L,, and high-field region, L2. Point
i-
is at the onset of saturation where the electric field assumes its
critical value and the carrier velocity reaches its saturated value.




The boundary condition just mentioned can be utilized once an expression is obtained for the channel
potential and electric field in the low-field region. An expression for Vc(x) is obtained by integrating
equation (2.9) from 0 to x and is shown as,
b7, . t . . , \_ ( , b , ^
bVI R + */.. - aI2R. - - II
R2
2Vc2(x)









The details of this derivation as well as the solution for Vc(x) are shown in Appendix II. With an expression
found for the channel potential, the electric field can be found by taking the derivative with respect to
position, x, and, since the integration is starting at the source and progressing toward the drain which is at a
higher potential, a negative sign is placed in front of the derivative as,







When x = L,, E(x) = -Ec, and L, can be solved for using (2.15),
A=^
+^ +LaA+^^-<-bVgsRs-^ (2.16)
2b 2Idsat 2 2bEc
With an expression obtained for the length of the low-field region, attention can now be focused on the
high-field region (L/ < x
< L) where the Poisson equation must be used to account for current and field















It is assumed that there is a uniform doping profile in the doped AlGaN layer. The following boundary
conditions concerning the doping concentration result,
ND(y) = 0, 0<y<d,
ND(y) = ND, di<y<d = {dd+di)
Equation (2.17) is subject to the following boundary conditions [18]:














Vc(x',d) = (Vgs-<pm{m)) (2.18c)
Ll i = _^_i2L
(218d)
dy {m)
In equation (2.18a) the second term in the parentheses accounts for charge compensation in the channel.
The net result of the expression inside the parentheses equals the number of electrons in the channel that
did not come from the n-doped AlGaN layer. Following the solution outlined in [18], the solution to (2.17)
is found by summing together the ID Poisson equation solution and the 2D Laplace equation solution as,








Using the boundary conditions listed in (2.18), a solution for the ID Poisson equation in (2.19) is shown to
be,
^y) =ygs-<PM+^UNd(y)dy~n)(d-y)-~f-(dy(Nd(y)dy (2.20)











Using the method of separation of variables and the boundary conditions above, the solution for the 2D










Adding together equations (2.20) and (2.22) yields the 2D channel potential in the high-field region,
















Since y equals 0 at the hetero-interface, equation (2.23) simplifies to











Using equation (2.24), an expression can be obtained for the voltage dropped across the high-field region




- 0) and finding the







To obtain an expression for the saturation current, another equation must be formed that can represent the
voltage across the high-field region. The following equation illustrates an alternate way for finding the
high-field voltage drop:
v=v(wL-vewU
The first term in the above VH equation is the drain-to-source bias voltage and the second term can be found
by plugging (2.16) into (2.14) and solving for Vc(x). Equating both high-field region voltage equations and
re-arranging some variables results in the following ldm, expression,

















The above equation can not be solved explicitly for ldsa, so an alternate approach is needed to obtain the
saturation current for a given Vgs and Vds. First, equation (2.25) must be re-arranged so that a solution can
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Now that (2.25) has been formatted to an "m =
n"
format, both sides can be plotted individually as a
function of Vgi, Vdi, and Idmh and the intersection point between the two curves provides the values that can
be used to generate an Idi vs. Vds plot.
In the following sections, equations (2.25) and (2.13) are used to derive device small-signal
characteristics such as transconductance, drain conductance, and parasitic gate capacitances.
2.7 Transconductance, gm and Output Conductance, g0
Transconductance, gm, is an expression of the performance of a transistor. In general, the larger the
transconductance of a device, the greater the gain (amplification) it is capable of delivering, when all other
factors are held constant. The transconductance of any transistor is defined as the magnitude of change in
drain current for a given change in gate-to-source voltage while keeping the drain-to-source voltage
constant. gm can be viewed as a sensitivity parameter relating the input voltage to the output current; the
higher the gm value, the greater the change in output current for a change in input voltage. The
mathematical equation can be found by taking the derivative of the drain current with respect to the input
voltage (Vgs in this case),
(2.26)
dV.k*








where a, fi, a, and b have the same values as they did in the linear region drain current equation. The













































The output conductance, g0, of a transistor is similar to the transconductance except that the incremental
change in output current is observed with respect to an incremental change in the drain-to-source voltage
while keeping the gate-to-source voltage constant. Unlike gm, however, it is desirable to have as low a value
as possible for g0. This is important for high-power amplifier circuits where it is desirable to have the
output depend on the input exclusively. The output conductance can be represented in terms of the output






go was derived for both regions
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2.8 Cgs and Cgd
Of all the parasitic capacitances inherent to a device, the two most detrimental to a transistor's high-
frequency response are arguably those that lie between the gate and source, and the gate and drain
terminals. Either one can be modeled by determining the amount of charge that changes in the channel
when an incremental change in potential occurs between the gate and source or gate and drain terminals.











where Q is the amount of channel charge and can be found by integrating the sheet carrier density over the
length of the channel and multiplying the result by the width of the channel and by the electron charge, q
[22]. Since the two regions of operation under scrutiny are linear and saturation, the channel charge must
also be found for both regions before the capacitance in each region can be determined. To find the total




Equation (2.11) is used for ns(mj) since it includes the channel potential term. After performing the
necessary integration




















Taking the derivative with respect to the gate voltage yields the expression for the gate-to-source






















To find the gate-to-source capacitance in the saturation region, the total channel charge must first be found.
To do this, the channel must once again be split into low-field and high-field regions and the charge for
each region must be summed together to determine the total amount in the channel [22],
U
Qsm = qW \ns (m, x)dx + qW \ns (m, x)dx (2.37)
The first term accounts for the total amount of charge in the low-field region where the gradual-channel
approximation still holds and the second term accounts for the total amount of charge in the saturated
(pinched-off) region. If the current density equation in the saturation region is represented as,
ld.sat -qWvsalnsal(m,x)
then an expression for the carrier density in the saturation region can be obtained. Substituting in for the
carrier densities in both integrals,
30
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To obtain expressions for the gate-to-drain capacitance, Cgd, the same approach can be done using the
channel charge equations just derived for Cgs, except taking the derivative with respect to the drain voltage
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2.9 Cutoff Frequency,//-
The cutoff frequency of a transistor is a figure ofmerit used to characterize the switching speed of
the transistor. Though this pertains more to digital circuitry than RF power circuits, it is also the frequency
at which the forward gain |h2i| of the intrinsic device becomes unity [1] which is applicable to high-
frequency analog circuits. To accurately calculate this, the y-parameters must be found for the device and
converted to h-parameters. The h-parameters are then used to calculate the /t- of the transistor. A simplified,
though less accurate, method can also be used to calculate the cutoff frequency. As shown in [1], dividing
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the intrinsic transconductance of the device by the total of the parasitic gate capacitance (Cgs plus Cgd), fr







is included in the denominator to yield a result in terms of hertz and not radians. Often Cgd can be
excluded from the expression altogether since it is usually orders of magnitudes less than Cgs. In an
attempt
to keep this crude simplification as accurate as possible, Cgd is kept in. Equation (2.42) is used to
plot/7- as




3. 1 Hardware Data
3.1 Hardware Data
Published experimental results on numerous HEMT samples were collected and analyzed for comparison.
Results reported by Wu et al. [23] provided the experimental data that is used in this thesis for comparison
with calculated values. [23] was used largely because the proposed model in Chapter 2 closely follows an
I/V model proposed by Chang et al. [22] and Rashmi et al. [18] in which [23] was used as a benchmark to
confirm the validity of the model. As will be shown in the subsequent chapter,
for any results that couldn't
be compared with experimental data, multiple references were obtained to verify that both the curve
profiles and curve magnitudes were okay.
The physical structure of the sample fabricated in [23] was grown by Metal Organic Chemical Vapor
Deposition (MOCVD) on a C-plane sapphire substrate. Fig. 3.1 shows
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Fig 3.1. HEMT structure
reported by Wu et al. [23] which produced
the results used for comparison with the proposed
model.
A 200 A thick GaN nucleation layer was
grown on top of the substrate followed by a 2 u.m thick GaN
insulation (buffer) layer. The
Alo.sGaossN barrier grown between the GaN buffer and Schottky gate
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consisted of a 30 A unintentionally doped spacer layer, 220 A n-doped charge donor layer, and a 150 A cap
layer. The 220 A charge donor layer was silicon doped to
2xl018 cm"3
The source and drain ohmic contacts
were annealed at 900 C for 30 seconds and were made of Titanium/Aluminum/Nickel/Gold in proportions
of 250 A/2000 A/400 A/450 A. Transfer contact resistance was measured to be in the range 0.5 to 0.7 Q-
mm. The device was grown to have a gate width of 75 um, gate length of 1 um, source-drain spacing of
3um, and gate-drain spacing of 1 um. The cap layer was grown in the structure to help suppress gate




in the figure stand for
unintentionally doped and intentionally doped, respectively. Table 3.1 lists all necessary device geometries
and doping densities that were used in the subsequent chapter to obtain results. The 2DEG distance from
the interface, Ad, was assumed to be 40 A for all calculations.
Table 3.1. Device parameters as reported by Wu et al. [23] that were used for
simulations.
Structure Parameter Value
AlGaN Cap Layer Thickness, d^p 150 A
AlGaN Charge Donor Layer Thickness, dd 220 A
AlGaN Spacer Layer Thickness, d, 30 A
2DEG Electron Cloud Distance from Interface, Ad 40 A
GaN Buffer Layer Thickness 2 urn
Doping Concentration of Charge Donor Region, ND 2x1
018 cm"3
Gate Width, W 75 urn
Gate Length, L 1 um
Drain-to-Source Spacing, LDS 3 um
Gate-to-Drain Spacing, LGD 1 um
This chapter aimed to give the reader an understanding of the materials/resources necessary to
complete this thesis work. Since no hardware tests were performed, all simulation results were compared
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4.1 Introduction
All results shown in this section were obtained using the equations derived in Chapter 2
-
Theory / Model
Formulation and are compared with experimental data when possible. In this work, experimental data has
been collected from published results to verify the model. Numerous sources citing simulated data are used
to substantiate any graphs that could not be reinforced with experimental results. The layout of this chapter
follows the chapter 2 layout closely in that the charge control of the 2DEG will be analyzed first, followed
by the current-voltage results, and finally small-signal parameter results.
All calculations were done using the material constants given in Table 4.1 and material equations
given in Table 4.2.
Table 4.1. Table of constants used for results calculations with values and references.
Constant Description Value Reference
Electron RestMass, m0 9.1094xl0"31kg [26]
GaN Electron Mass, m* 0.22m0 kg [20]
AIN Electron Mass, m,,AIN 0.33m0 kg [20]
Permittivity constant, s0 8.8541 8xlO"14F/cm [26]
GaN Dielectric constant, eGaN 10e0F/cm [27]
AIN Dielectric constant, eMN 8.5co F/cm [27]
Electron charge, q 1.602xl0"19C [26]
Boltzmann constant, kB 1.38066xlO"23J/K [26]
Planck constant, h 6.62607xlO"34J-sec [26]
GaN Lattice constant, aCaN 3.189xlO"'m [20]
AIN Lattice Constant, aMN
3.112x10"'
m [20]
GaN Band Gap, EeGaN 3.42 eV [20]
AIN Band Gap, EeAiN 6.13 eV [20]
36
For constants that are given for GaN and AIN, Vegard's Law was used to extrapolate an equation for the
AlGaN material where the mole fraction lies between 0 and 1. A few equations couldn't be formed using
Vegard's Law due to the non-linear relationship between the material parameter and the mole fraction
(such as the AlGaN band gap), so references were obtained that contained the necessary equations. Table
4.2 shows the equations that were formed using Vegard's Law and provides references for those that were
looked up.
Table 4.2. AlGaN/GaN material system equations used to calculate results, m is the
fraction. Room temperature (300K) was assumed for all calculations.
aluminum mole
Equation Description Equation Reference
Schottky Barrier Height <pm(m) = 0.91 + 2.44m eV [16]
AlGaN Effective Electron Mass me,AiGan(m) - (0.22 + 0. 1 \m)m0 kg Vegard's Law
AlGaN Dielectric constant e(m) - (10
- \.5m)e0F/cm Vegard's Law




AlGaN Energy Gap EeAiGaN(m) = 6.13m + 3.42(l-m) - m(l-m) eV [20]
Conduction Band Discontinuity AEC - 0.7
*
[EeAiCaN - EeCaN] [20]
Thermal Voltage VT = kBTlq -
4.2 Sheet Carrier Density, ns, vs. Fermi Level, Ef
In Section 2.1, a relationship between channel density and Fermi level was derived and a procedure
presented on how to obtain a plot for ns vs. Ef. Equation (2.4) was used to produce the results shown in Fig.
4.1 where the sheet carrier density is plotted as a function of the Fermi level. A temperature of 300K was

























-0.15 -0.1 -0.05 0 0.05 0.1
Fermi Voltage, Ef (V)
Fig 4.1. The channel sheet carrier density as a function of
Ef at for T = 300K. E, varied from -6VT to 3VTCfc
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It is clear from the figure that there exists a direct relationship between ns and Ef, though the type of
relationship depends on which section of the curve is being analyzed. At Fermi voltages less than
0.025 V, ns is observed to have an exponential dependence on Ef which turns to a linear dependence
when yis increased from there. The exponential dependence of n, on /is difficult to see at Fermi voltages
less than -0.1 V due to the magnitude of ns being very small relative to the plotted magnitude. This type of
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-0.2 -0.15 -0.1 -0.05 0 0.05 0.1
Fermi Voltage, Ef (V)
Fig 4.2. Sheet Carrier Density plotted logarithmically as a
function of Fermi voltage to emphasize dependence type.
The exponential dependence of ns on yis evident in Fig. 4.2 by the linear slope of the curve prior to Ef~
-0.025 V after which the curve begins to "slope
over"
corresponding to the linear portion of the Fig. 4.1
curve. This "slope
over"
indicates the point where charge control occurs between Vgs and ns which will be
covered in more detail in the subsequent section. The profile and magnitude of the Fig. 4.1 and Fig. 4.2
curves positively reinforce what was established in Section 2.1, which was the premise that as the Fermi
level increases, the quantum well eigenstates become filled with electrons, raising the value of the sheet
carrier density. The curves, furthermore, provide a visual interpretation to what equation (2.4) was
providing mathematically.
Although experimental values could not be obtained for comparison, several
references have been gathered that report similar nrEf behavior [1,12,28]. The cited references help
legitimize the use of equation (2.4) for predicting ns values.
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Fig. 4.2, in addition to showing the ns dependence more effectively than Fig. 4.1, is also better used for






as Ef increased in value from -0.15 V to -0.0258 V. As Renters the "linear
region"
voltage range (>>
-0.025 V), ns is observed to have less response to increases in Ef, reaching a maximum value of
1.42xl013
cm"2
for an Ef of 0.0776 V.
A relationship between the 2DEG concentration, n and the Fermi level, Ef, has been established in this
section. For Ef values less than -VT, nt exhibits an exponential dependence that turns to a linear dependence
once Ef exceeds -VT. The next section shows how both depend on Vgs and how gate capacitance can be
determined from a plot of ns vs. V^.
4.3 Sheet Carrier Density, ns, vs. Gate Voltage, Vgs
In Section 2.1, equation (2.8) was derived relating the sheet carrier density to the gate voltage. Using that
equation and equation (2.5), Fig. 4.3 was created to visually show the relationship. Ef is also shown on
graph since it is also dependent on the gate voltage. Before analyzing the results shown in Fig. 4.3, some
discussion is given to provide some understanding to the relationships between ns, Ef, and Vgs. Looking at
the energy band diagram provided in Chapter 1, it can be seen that the Fermi level aligns between all the
materials in the system under equilibrium conditions. When a gate voltage is applied, the conduction band
discontinuity shifts accordingly (down for positive Vgs values, up for negative Vgs values) and the difference
in potential between the bottom of the conduction band discontinuity and the Fermi level changes. At gate
voltages less than threshold, the Fermi level lies well below the bottom of the quantum well and the





approaches threshold, Ef is expected to be close to the bottom of the well and the charge density in the
channel is expected to become large. Above threshold, the gate has complete charge control over the
channel density and a direct linear relationship results. This region is known as the strong inversion region
and is the desirable operating region for amplifier
applications.
Equation (2.6) was used to calculate the threshold voltage, V,h, for the given sample (m
= 0.15, dd
= 220 A, d: = 30 A, Ad = 30 A, ND =
2xl018
cm"3) which was found to be -3.218 V. This was the calculated
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threshold voltage at Vg, = 0 V and assuming a 90% ionization of the donor impurity atoms (an assumption
treated as a fitting parameter). If Vgs does not equal 0 V, the threshold voltage will vary slightly about this
value but by no more than a few tenths of a volt depending on the location of the Fermi level [1]. The
results shown in Fig. 4.3 can now be observed with a bit more understanding. At low Vgs values (< -3.5 V),
the Fermi level is well below the bottom of the conduction band edge and eigenstates. Naturally, the 2DEG
concentration is very small and in fact the magnitude of the 2DEG concentration is so small it can not be
determined from inspection of the plot. The calculated value is on the order of 107. As Vgs approaches
threshold, Ef begins to show signs of an exponential dependence on Vgs and ns becomes large enough to be
noticed on the graph. Increasing Vgs further results in ns and Ef both having a linear dependence on Vgs
showing the charge-control ability of the Schottky gate. This behavior is expected since equation (2.5) is
inherently a linear equation relating ns to Vgs. At Vgi = -3 V, n, was calculated to be 4.96x1
0" cm2
and Eflo
be -0.0569 V. At V> = 0 V, ns was calculated to be
6.21xl012 cm"2
and >to be 0.0259 V. Increasing Vgs
further to the maximum value shown on the figure {Vgs = 0.72 V), results in an n, value of
7.53xl012 cm"2
If Vgs were to increase even more, ns would eventually attain a value on the order of
1013
cm"2. It is this high
order of 2DEG concentration that makes the AlGaN/GaN heterostructure system very attractive and,











-4 -3 -2 -1 0
Gate Voltage, Vgs (V)
Fig 4.3. Fermi level and sheet carrier density plotted as a function of
gate voltage. T = 300K, m = 1 5%, Vd% = 0 V.
40
The behavior of the curve in Fig. 4.3 has been demonstrated by others [15,19] as well. A closer look at
these references reveals slightly different curve behavior at Vg5 values close to threshold. In Fig. 4.3, the ns
curve is observed to very linearly with Vgs except where they meet at the x-axis. At this point, the
exponential relationship is visible for very low values of ns. In references [15] and [19] the exponential
relationship between ns and Vgs is more pronounced for Vgs values at threshold and below. The reason why
the exponential relationship it is not visible with this model is due to the fact that only two eigenstates were
considered in the quantum well. This limits the effectiveness of the model in predicting 2DEG
concentration values to the strong inversion region only. To improve the precision of the model, more
eigenstates need to be included, though the increase in eigenstates is important only if subthreshold
concentration levels need to be known. More states did not need to be included here since the device is
biased in the strong inversion region for all current-voltage calculations and small-signal calculations.
Since Fig. 4.3 is plotting charge vs. voltage, one would be able to extrapolate the capacitance of the
device from the curve at a given gate voltage. Despite ns not being visible at low Vgs values, its behavior
was determined to be exponential with respect to Vgs. Therefore it could be said that the device's
capacitance increases as Vgs increases and eventually saturates when Vgs becomes greater than V,h. Taking
the slope of the ns line, multiplying by the electron charge, q, the gate width, W, and gate length, L,
C =qWL-^ = {l.602xW-,9ch5um)(lum)^-
revealed a gate capacitance of 228.55 fF. The gate capacitance is directly related to the distance between
the gate and the conducting channel. Therefore, if the barrier thickness were increased, one could expect
the slope of the curve to change by becoming smaller. One could also expect the threshold voltage to
become increasingly negative to account for the extra electrons in the barrier, making it easier to turn the
device on and more difficult to turn it off.
This section extended the relationship established in Section 2.1 to include Vgs. Both island ns are
shown to be dependent on Vgs. For Vgs values at threshold and below, ns has an exponential dependence that
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turns linear for Vg, values at and above threshold. Plotting n, vs. Vgs can lead to a calculation of the gate
capacitance under zero drain bias conditions.
4.4 Sheet Carrier Density, ns, vs. Barrier Thickness, dd
Equation (2.5) was used to produce a plot of sheet carrier density, vs. AlGaN barrier layer thickness, dd.
Fig. 4.4 shows the aforementioned plot assuming Vgs = Ef= Vds = 0 V. The graph shows what was briefly
touched upon in the previous section concerning the relationship between the carrier density and the barrier
thickness. Intuitively, one would expect the carrier density to increase as dd increases for the simple reason
that as dd increases, a larger dopant area is
"donating"
electrons to the channel, increasing the channel




physically contain the same number of
"depletable"
electrons as a barrier, say, of thickness 350 A doped at
the same concentration. The 350 A barrier has more room for dopant electrons and can therefore donate
more electrons when biased to do so. This concept is reinforced by Fig. 4.4. The carrier density is observed










X W0 = 1x10'8cm?
X^^S ^ '






























0.5 1.5 2.5 3.5 4.5 5.5
AlGaN Barrier Thickness, dd
(xlO"6
cm)
Fig 4.4. 2DEG density as a function of barrier thickness with











increments. V^ = Vgs = 0V.
As Section 4.3 would indicate, this type of 2DEG
behavior is expected. A larger barrier thickness would
increase the 2DEG density by increasing the amount of electrons
available to the 2DEG. Fig. 4.4 also
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indicates that the channel density is more sensitive to the barrier thickness if it is highly doped. For




cm, the higher doped barrier
yields a higher 2DEG concentration than other barriers with lower doping concentrations. To quantify this
concept, the curve corresponding to ND =
2xl018 cm"3





cm whereas the ND =
lxlO18 cm"3
curve yields a carrier density of
6.8174xl012 cm"2
at dd =
350x10 cm. This makes sense since a higher doping concentration will yield a higher volume of available
electrons.
An interesting result to note here is how the undoped curve behaves the same as those curves that
are doped. This phenomenon is a current hot topic amongst researchers and has led many to fabricate and
run tests on undoped barrier devices [29,30] with encouraging results. In fact, devices with undoped
barriers have been observed to be less leaky, less noisy, and to yield higher electron mobilities [29].
Having established that both barrier thickness and doping density can affect the channel density, much
can be said of their relationship to the high-frequency response of the device as well. Consider device
"A"
for example, which has barrier thickness
250xl0"8





which is in every way the same as device
"A"
except that its barrier thickness is
300x10s
cm and its doping density is
0.5xl018
According to Fig. 4.4, both yield doping densities of
5.73xl012 cm"2
This provides the designer with the certain degree of freedom when fabricating these
devices. Should he/she decide to build device
"A,"
he/she would enjoy the same amount of current drive as
device
"B,"
conserve vertical space on the wafer compared to device
"B,"
but experience a degraded high
frequency response compared to
"B."
This is because the gate capacitance will be higher due to the thinner
barrier layer. Conversely, device
"B"
would provide an improved high frequency response but would take
up more vertical space on
the wafer. This type of tradeoff, space for frequency response, gives the designer
the freedom to choose the optimum device geometry depending on the application. The foregoing
capacitance tradeoff with the barrier thickness was discussed briefly by Rashmi et al. [15].
In this section, a relationship has been shown detailing carrier density dependence on barrier thickness.
As dd increases, , also increases as the
number of free electrons in the barrier goes up.
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4.5 Threshold Voltage, Vlh, vs. Doping Density, ND
Near the end of Section 4.3 it was stated how the number of electrons in the barrier directly affects the
magnitude of the threshold voltage. A larger number of electrons affects V,h by making it more negative. It
is therefore quite clear that either the doping density of the barrier layer or the barrier layer thickness would
lead to an increasingly negative threshold voltage. Most fabricated HEMTs are inherently depletion-mode
devices so increasing either dd or ND would make it even more difficult to turn them off. Most
contemporary digital circuitry employs enhancement-mode FET devices which require a finite gate-to-
source voltage to create a current channel connecting drain and source. This has led some GaN researchers
to try the same with GaN-based HEMTs. Enhancement mode devices have been fabricated [31,32] and
studied, although the fabrication process is far from being considered commercially viable, as is the case
with any GaN-based circuit design.
Fig. 4.5 was constructed using equation (2.6) to show the V,h dependence on ND with barrier thickness as




Five curves were made, each with a different barrier thickness (only thicknesses that are practical were































Fig 4.5. Threshold voltage, V,h, as a function of doping density,
ND, with barrier thickness, dd, as a parameter. V&
= Vgs = 0 V.
The graph shows that V,h becomes more negative as the doping density is increased. Furthermore, for a
given doping density, V,h is more
negative for thicker barrier layers. For example, a barrier of thickness
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160xl0"8
cm at a doping density of
2xl018 cm"3
yields a V,h of -2.05 V whereas a barrier of
280x10s
cm
yields a V,h of -4.7 V. These results further reinforce the overlying concept which is that the number of
electrons in the barrier help to dictate what the threshold voltage of the device will be. Barrier thickness and
doping density are fabrication parameters used to control the number of free electrons in the barrier layer.
As stated in Section 4.4, a designer has the freedom to choose which technique he/she will use to obtain a
specified level of 2DEG density and threshold voltage. The results shown in Fig. 4.5 are similar to those
reported by Rashmi et al. in [15],
4.6 Current-Voltage Characteristics
Before delving into current-voltage results, some background concerning the channel charge concentration,
\Q\, versus drain voltage, VA, and channel carrier velocity, \ix), versus drain voltage will be given to
provide some insight into the I/V results. Equations (2.35) and (2.38) were used to observe the relationship
between \Q\ and Vdv Fig. 4.6 shows the channel charge density, Q, as a function of the applied
drain-to-
source bias with gate voltage as a parameter. Gate voltages of -2 V, -1 V, 0 V, and 1 V were used and V&
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Fig 4.6. Channel charge as a function of VA.
Gate voltages of -2 V,
-1 V, 0 V, and 1 V were used for the curves. Width and length of
device and temperature used in simulation are shown on the graph.
Each curve is observed to decrease linearly and eventually flatten out progressing to the right. The decrease
in charge is expected by inspection of equation (2.11)
which has the sheet carrier density, ns, being
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negatively related to the channel voltage. Since Q is directly related to ns through the dimensions of the
device and Vc(x) is directly related to the magnitude of Vds, it is clear that \Q\ should decrease as V^
increases. The question now is, if \Q\ decreases as Vdt increases, then why does each curve experience a
"flattening?"
This is due to the device reaching the saturation region of operation. Like other short-channel
FET devices, the current in the saturation region becomes
"independent"
of Vds because the channel
becomes pinched-off and the carriers are velocity saturated. In short-channel FETs, the drain current isn't
completely independent of drain voltage in the saturation region because of channel-length modulation.
This is evident by the slope that is still apparent in the
"flat"
part of the curves. With both the velocity of
the carriers and the amount of current in the channel being constant, the amount of charge in the channel
must also be constant. In the linear region this is not the case since the channel is not pinched-off nor are
the carriers velocity saturated. In the linear region, the channel charge decreases linearly with a linear
increase in Vc(x). Despite the decrease in \Q\ observed for increasing drain biases, lds continues to increase
because the carrier velocity increases rapidly with the lateral electric field. The velocity of the carriers in
the channel increases rapidly as Vds increases. With regards to the drain current, this increase in carrier
velocity more than compensates for the decrease in channel charge and the drain current experiences an
increase in magnitude. The results of the I-V curves can now be interpreted with more understanding.
Equations (2.13) and (2.25) were used to plot the I/V characteristic curves shown in Fig. 4.7. At first
glance, the results resemble the I/V characteristics for most transistors where an initial linear increase in
current eventually flattens out with increasing drain bias. As was done in Fig. 4.6, curves were obtained for
gate voltages of -2 V, -1 V, 0 V, and 1 V. Good agreement was found between the predicted and measured
values (Wu et al. [23]). All curves were predicted to within 8% of their measured values at all times. Drain
currents of 537 mA/mm, 350 mA/mm, 189 mA/mm, and 65 mA/mm were calculated for gate voltages of 1
V, 0 V, -1 V, and -2 V, respectively, at a Vds of 6 V.
These match closely to the experimental values of 500
mA/mm, 350 mA/mm, 200 mA/mm, and 68
mA/mm at Vds = 6 V.
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2 3 4
Drain Voltage, Vds (V)
Fig 4.7. HEMT drain current as a function of drain voltage with gate
voltage as a parameter. Current curves plotted for Vgs values of -2, -1 ,
0, and 1 V. Maximum current predicted was for Vgs = 1 V with an ldi
of 537 mA/mm. Solid lines correspond to model predictions; symbols
correspond to experimental data [23].
A closer inspection of the experimental data corresponding to gate voltages of 1 V and 0 V reveals that the
peak point in the data does not occur at the highest drain voltage of 6 V. Instead, experimental current was
found to peak at drain voltages around 4 V and decrease slightly thereafter. One possible reason for this
observed behavior is due to thermal effects. As the drain voltage increases, more current flows in the
channel and the amount of power the transistor dissipates goes up. This dissipation of power causes the
channel temperature to increase, subsequently decreasing the carrier mobility. The decrease in mobility
results in a drain current decrease. Thermal effects were not, however, included in the current model and
would be a valuable topic to research in the future. Comparing Figures 4.6 and 4.7, the relationship
between the channel charge and the drain current is clear. Prior to saturation, all curves experience a linear
change in magnitude. The change is positive for the current curves and negative for the charge curves. The
length of the linear region is determined by the gate and drain voltages. Increasing the gate voltage means
the transistor will remain in the linear region of operation for a larger Vdt. The higher gate voltage also



















Drain Voltage, Vds (V)
Fig 4.8. Drain current and channel charge both plotted as a function
of drain voltage. Plot used to show relationship between each charge
curve and its corresponding current curve in both linear and
saturation regions of operation.
Fig. 4.8 plots both Ids and Q against Vgs so the relationship can be appreciated visually. To increase the
readability of the figure, the experimental data were not included.
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Gate Voltage, Vgs (V)
2
Fig 4.9. Drain current as a function of gate voltage.
Temperature was set equal to 300K and V^ to 3 V.
Maximum /^ of 671 mA/mm predicted against 604
mA/mm measured.
As V increases from left to the right, the transistor is initially in saturation, eventually reaching linear
operation around Vgs - 0 V (the transition can be seen on the graph as there is a slight discontinuity on the
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curve around Vgs = -0.2 V). Excellent agreement was found between the calculated and measured values.
The largest discrepancy occurred at Vg, = 2 V where the calculated value differed from experimental by 65
mA/mm. This difference is large but is still within 10% of the measured value. Making the discrepancy
even less of an issue is the fact that the transistor will be used mostly for amplifier applications. This means
that it will be biased in the saturation region so as to imitate a high-impedance current source. Agreement
between the calculated and measured values in the saturation region {Vgs < 0 V) was found to be
exceptional.
4.7 Transconductance, gm, and Output Conductance, g0
Equations (2.27) and (2.28) were used to calculate the transconductance, gm. The results are shown in Fig.
4.10. The drain voltage was kept fixed at 2 V while the gate voltage was swept over a 6 V range starting at
-4 V and ending at 2 V. Progressing from left to right, the curve is observed to increase sharply before
leveling off and declining linearly. The sharp increase is due to the transistor entering the saturation region
of operation immediately after Vgs becomes greater than Vlh. As Vgs continues to increase, the transistor
eventually transitions from the saturation region to the linear region resulting in a peak in the curve (this is
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Gate Voltage, Vgs (V)
Fig 4.10. HEMT transconductance as a function of gate
voltage. Drain voltage was kept fixed at 2 V and temperature at
300K. Vgs was varied from -4 V to 2 V.
As V increases further, the transconductance is observed to decrease as the transistor extends into the
linear region of operation. Reasonable agreement was found between predicted and measured values.
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although the results here are not as encouraging as those obtained in Section 4.6. The largest discrepancies
occur in the middle of the graph where the linear and saturation regions come together. The peak-calculated
gm value was found to be 137 mS/mm whereas the measured values went as high as 151 mS/mm. Since the
HEMT will be biased to operate in the saturation region, the accuracy of the left half of the curve is of
greater interest. The model accurately predicts gm for low Vg, (Vgs - V,h) values. As Vgl becomes larger, the
predicted values begin to deviate from the measured values, revealing that the proposed model is deficient
for predicting transconductance values when the transistor is biased in saturation near the linear region.
More research can be done to correct this problem and obtain better agreement between predicted and
measured values throughout the specified Vgs range. Improvements in the mobility model or the charge
control model could help to alleviate this problem.
Ideally, when a transistor is biased in the saturation region, the magnitude of the drain current
should be independent of the drain voltage. This is because in saturation, the transistor behaves as a current
source with infinite output resistance. Since the notion of infinite output resistance is impractical, the drain
current is expected to increase to some degree with an increase in Vds while the transistor is in saturation.
To determine how the output current will change with a change in output voltage, it is imperative to know
what the output conductance of the transistor is. Equations (2.30) and (2.31) were used to produce the
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Fig 4.11. g0 as a function of Vgs with V^ as a parameter. Vgs
varied from -3 V to 2 V. Curves were plotted for Vds values of 5
V, 10 V, and 15 V.
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Progressing from left to right, each curve in Fig. 4.11 is observed to increase linearly, eventually turning
into an exponential increase (most obvious in the V& = 5 V curve). This type of behavior is expected as the
transistor will initially be in the saturation region (meaning the output resistance will be high) making the
transistor drain current resistant to changes in the drain voltage. This is evident from the figure as all curves
are close in magnitude for Vgs values less than 0 V. As Vgs increases, the curves begin to separate from one
another as they approach the linear region (note: for the Vgs range shown in the plot, none of the curves
reach the linear region; higher drain voltages were used to represent high power scenarios, resulting in none
of the curves reaching the linear regime for the Vgs voltages considered; Vgs was not increased further since
gate voltages will not practically be that high.). The "Vds = 5
V"
curve is observed to increase the fastest,
followed by the 10 V and 15 V curves. The curves increase in this order because as Vds decreases, a lower
Vgs value is needed to get the device into the linear region. In other words, a device under a drain-to-source
bias of 5 V will reach the linear region of operation faster with increasing Vgs than the same device under a
drain-to-source bias of 10 V. Since the lower drain bias device will reach the linear region at lower Vgs than
the others, its output conductance will increase at a faster rate with respect to Vgs. At Vgi = 0 V, g0 values of
1.67 mS/mm, 0.58 mS/mm, and 0.35 mS/mm were calculated for Vds values of 5 V, 10 V, and 15 V,
respectively. Increasing Vgs to 2 V resulted in an increase in each g0 value to 5.63 mS/mm (V^ - 5V), 1.21
mS/mm (V^ = 10V), and 0.68 mS/mm {Vds = 15 V), respectively.
It is also useful to analyze how the output conductance relates to the drain voltage. Plotting g0 as a
function of Vds makes the concepts discussed in the previous paragraph easier to understand. Fig. 4.12
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Fig 4.12. Output conductance, g0, as a function of V^ with Vgs as a
parameter. Curves plotted for Vgs values of -2 V, -1 V, 0 V, and 1 V.
Fig. 4.12 closely resembles Fig. 4.6 in that both show curves following similar trends; a linear decrease
eventually leveling off and becoming flat. The linear nature of the curves prior to reaching saturation is due
to the transistor being biased in the linear region of operation. As Vds increases, the transistor approaches
the saturation region of operation and the output conductance concomitantly decreases further, reinforcing
the fact that the transistor will behave like a current source in saturation and not like a resistor. In
saturation, the curves are observed to behave as a current source showing little deviation with respect to
V&. For a given Vds, curves with higher V^ values are observed to have a larger output conductance. This is
because a higher Vgs value will result in a higher 2DEG concentration and a subsequent higher channel
conductance. At no drain bias, Vgs values of -2 V, -1 V, 0 V, and 1 V yielded g0 values of 0.1 1 S/mm, 0.19
S/mm, 0.26 S/mm, and 0.31 S/mm. The Vgs = -2 V curve was the first to reach saturation at a Vds value of
1.05 V and with a transitioning g0 of 6.4 mS/mm. The "transitioning
g0"
is the value of the output
conductance at the point where the saturation and linear regions meet. The other "transitioning
go's'1
had
values of 14.2 mS/mm, 24.9 mS/mm, and 28.4 mS/mm at V^ values of 1.85 V, 2.5 V, and 3.25 V,
respectively. At full drain bias, Vds = 6 V, all g0 values were calculated to be 0.002 mS/mm or less.
The output resistance, R0, was plotted as a function of Vds by taking the inverse of g0 in Fig. 4.12. The
results are shown in Fig. 4.13. Ro is observed to increase to very large magnitudes of resistance as the
biasing conditions extend into the
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Fig 4.13. Output Resistance, R0, as a function of Drain voltage with Vgs
as a parameter. VSJ and V^ values used for simulation are the same as
those in Fig. 4.12.
For a given Vds value, resistances corresponding to lower V^ values are higher because the concentration of
the 2DEG is lower consequently decreasing the conductance of the channel (shown in Fig. 4.12). At full
drain bias (Vds = 6 V) the calculated value of R0 was found to be 6566 Q, 1 1060 Q, 21685 Q, and 63621 2
at Vgs values of 1 V, 0 V, -1 V, and -2 V, respectively. The magnitude of R0 was also calculated for the
linear region of each curve though the magnitude can not be appreciated by inspection of Fig. 4.13.
Analysis of the plotted point values for the linear region was done to get some insight into the linear region
resistance value since they can not be deduced from Fig. 4.13. Looking at the calculated data revealed that
R0 did not remain constant, though the variation pales in comparison to the saturation region values. For Vgs
= -2 V, R0 varied from 1 16 Q. to 1200 Q though most of the points were below 700 Q. For Vgs = -1 V, R0
varied from 70 fi to 830 Q with most points coming below 400 Q; and for Vgs = 0 V and 1 V, R0 varied
between 50 Q. ~ 550 Q and 40 Q ~ 350 fl, respectively. With increasing gate voltage, the variation in linear
region resistance decreased and became more constant, which is closer to the ideal (ideal scenario would be
constant Ro in the linear region). Multiple references have been found to help reinforce the results shown in
this chapter. Besides [23] which reported the experimental data that was compared to the present model,
[17,18,33,34] all report curve profiles similar to
what has been shown here, in comparable magnitude
ranges.
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This section helped to establish relationships between the conductance parameters of the device
and the terminal biasing voltages. When operating in the linear region, the device was shown to have high
output conductance and low transconductance. This is consistent with a device behaving as a resistor and is
similar to other FET devices in nature. Conversely, when in saturation, the device showed very low output
conductance and a steep transconductance curve indicative of a device behaving as a current source.
4.8 Cgs and Cgd
Using equations (2.36) and (2.39) derived in Section 2.7, a plot of Cgs was obtained. Fig. 4.14 shows the
results that were calculated using three different Vds values (Vds = 15 V, 10 V, and 5 V) over a Vgs range of
-3.1 V to 2 V. The biasing conditions were chosen such that the capacitance of the device could be
analyzed under circumstances that would be representative of real-world amplifier circuits. Vgs was not
varied lower than -3.1 V since that would place the transistor in the subthreshold region and would provide
un-reliable results. The proposed model does not provide any in-depth analysis of the subthreshold region
which is why it has been avoided here. 2 V was used as the upper limit since it is representative of
contemporary power supply voltage values. Vds values as high as 15 V were used to show high-power
capacitance values for the device. After an initial drop off, each curve is observed to increase at a
decreasing rate, similar to a y -
x"2
curve. The "Vds = 5
V"
curve is shown to have the highest Cgs value of
the three curves, revealing that a lower drain voltage will result in higher Cgs values. It can be implied, then,
that the transistor will operate better at higher frequencies at higher drain voltages. This characteristic
favors the transistor as a high frequency power device.
This type of C/V response is expected by analyzing equation (2.11). This equation shows the 2DEG
density, ns(mj), being directly related to Vgs and negatively related to Vc(x). Since Vc(x) is directly related
to V&, it can be said that ns{m^c) is negatively related to Vds as well. This fact helps to explain the profile of
the curves in Fig. 4.14 and why, for a given Vgs value, the curves with lower V& values yield higher Cgs
values. It is clear from equation (2.11) that an increase in Vds will result in a lower value for ns(mj.). A
lower n5(m,x) value results in a lower
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Fig 4.14. Gate-to-source capacitance as a function of gate
voltage with drain bias as a parameter. Geometry of device is
given on plot. High drain voltages used to demonstrate "high
power"
capacitance values.
Since ns(m^c) is more sensitive to changes in the gate voltage at lower Vds values, the capacitance will be
higher for lower Vds values for a given Vgs value. This explains why the "V^, = 15
V"
curve is on the bottom
and the "Vds 5
V"
curve is on the top (though the difference in the magnitudes of the curves is small). In
amplification applications, Vgs will assume a value between 0 V and the 2 V assumed here. Extrapolating
data from the figure reveals Cgs values of 0.167 pF, 0.1696 pF, and 0.1747 pF for Vds values of 15 V, 10 V,
and 5 V, respectively, at Vgs - 0 V. Increasing Vgs to 2 V increased Cgs for each curve to values of 0.1758
pF (Vds = 15 V), 0.179 pF (Vds = 10 V), and 0.1861 pF (V*
= 5 V).
This type of response has also been reported by [35,36]. In both, Cgs is shown to increase with Vgs but
decrease with Vds which is precisely the type of response that has been shown in Fig. 4.14. These results are
encouraging and help to legitimize the model for small-signal parameter prediction.
Equations (2.40) and (2.41) were used to obtain the plot for Cgd vs. Vgd shown in Fig. 4.15. Curves were
plotted for Vgs values of -1 V, 0 V, and 1 V. The biasing conditions considered here involved varying Vgd
between -16 V and 1 V and Vgs between the values just mentioned. The conditions were once again chosen
so that the "amplification of the transistor
could be analyzed. The figure shows each curve to
have very small Cgd values (fF) at large
negative Vgd values. Once Vgd exceeds -3 V, each curve is observed
to increase dramatically and reach values in the pF range. This type
of behavior once again supports the
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argument that a GaN HEMT is an exceptional candidate for high-power, high-frequency applications. It
can be seen from the figure that as Vds rises, essentially making Vgd more negative, Cgd becomes smaller
which is a desirable bi-product for the intrinsic frequency response of the device. Even though Cgd is the
smaller of the two parasitic gate-to-channel capacitances (Cgs being the other), decreasing its value as much
as possible only helps to further the high frequency performance of the transistor. Since only high drain
voltages are of concern here, Vgd values larger than -3 V are ignored in the analysis. Pulling numbers from
the plot reveals Cgd values of 6.7 fF, 9.9fF, and 17.2 fF for Vgs values of 1 V, 0 V, and -1 V, respectively, at
a Vgd of -3 V. For higher drain voltages, both Vgd and Cgd become smaller. At Vgd = -10 V, Cgd had values of
0.725 fF, 0.66 fF, and 0.55 fF at Vgs values 1 V, 0 V, and -1 V, respectively. References [36,37] show
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Fig 4.15. Cgd as a function of Vgs with V& as a parameter. All
simulations were done for a 75um x l|im device with ND =
2xl018 cm"3
and T = 300K. V* values of 15 V, 10 V, and 5 V
were used.
The results for both Cgd and Cgs help to provide some insight into the frequency response of the device
and how it is affected by the drain bias and gate length. Clearly from the discussion and results just
provided an increase in Vds helps to decrease both Cgs and Cgd which act as limiting agents for the frequency
performance of the device.
4.9 Cutoff Frequency,/r
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Fig 4.15. Cgd as a function of Vgs with Vd< as a parameter. All
simulations were done for a 75um x lum device with ND =
2xl018 cm"1
and T = 300K. VA values of 15 V, 10 V, and 5 V
were used.
The results for both Cgd and Cgs help to provide some insight into the frequency response of the device
and how it is affected by the drain bias and gate length. Clearly
from the discussion and results just
provided an increase in Vds helps to decrease both Cgs and Cgd which act as limiting agents
for the frequency
performance of the device.
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Using equation (2.42) and varying the gate length, L, and drain voltage, Vds, two figures were obtained for
the cutoff frequency. Fig. 4. 1 6 shows fT as a function of Vds and Fig. 4. 1 7 shows fT as a function of L. Vds
was varied from 0 V to 15 V and Vgs was set equal to 1 V for the plot of fT vs. V*. Fig. 4.16 helps to
reinforce what was established in Section 4.8 - the device frequency response improves with an increase in
Vds. This is due to the decrease in both Cgd and Cgs with the increase in Vds. In can be seen from the figure
that/7- flattens out for Vds values in excess of 4 V indicating that both Cgd and Cgs also flatten out. Prior to
"saturating"
the curve is observed to increase quickly until Vds reaches a value of about 4 V. This rapid
increase in the value offT occurs because Cgd and Cgs are decreasing with the increase in Vdi. These results
are encouraging for high power applications where Vdg (Vds
- Vgs), will typically have a magnitude of 3 V or
higher. The region of interest lies to the right of Vds = 4 V since this is the drain voltage that would make
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15
Fig 4.16./r as a function of V^./, calculated for device of
width 75 um and length 1 um. Vgs of 1 V was used to
represent typical gate amplification voltages.
Pulling numbers from the curve
yielded fT values of 11.19 GHz, 12.69 GHz, and 13.15 GHz for Vds values
of 4 V, 10 V, and 15 V, respectively.
Similar curve profiles have also been reported by [38,39] where the
device cut-off frequency has also been plotted as
a function of drain voltage.
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Fig 4.17. fT as a function of gate length, L. Simulations done for
drain biases of 15 V, 10 V, and 5 V. Dimensions of device were
75 um by 1 um.
Fig. 4.17 shows the relationship between the cutoff frequency, fT, and the gate length, L. Curves were
plotted for drain biases of 15 V, 10 V, and 5 V. All curves were plotted with a constant gate voltage of 1 V.
The cutoff frequency is shown to have an inverse relationship with the gate length as/7- steadily decreases
with the increase in L (note that both axes were converted to logarithmic type). Intuitively, this is expected
since a larger L value would result in larger Cgd and Cgs values and a decrease in gm since channel resistance
would become larger. For a given gate length, L, the "V^, = 15
V"
curve is observed to have a higher fT
value than the others for the same reason as in Fig. 4.16 - a higher Vds value decreases the Cgd and Cgs
values. For a gate length of lum, drain biases of 15 V, 10 V, and 5 V yielded fT values of 13.15 GHz, 12.69
GHz, and 11.71 GHz, respectively. Decreasing the gate length by one order of magnitude to 0.1 pm
drastically increased the cutoff frequency of the device for all drain biases to values of 199.6 GHz (V^
= 15
V), 183.34 GHz (Vds = 10 V), and 147.64 GHz (Vds
= 5 V). Rashmi et al. [23] and Ambacher et al. have
reported similar findings regarding the cut-off frequency and its relationship with the gate length. The
results shown in [10,40] are quite close to what has been shown here, revealing the model's ability to
predict device cut-off frequency values.
Figures 4.16 and 4.17 have shown that the frequency response of a GaN HEMT is most easily improved
by either increasing the drain voltage or decreasing
the gate length. This is because both methods reduce
the magnitude of the gate-to-source and gate-to-drain
capacitances. Although the process for fabricating
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GaN HEMT devices has not yet achieved a mature stage, these results certainly provide a good reason for
continuing research in the area ofHEMT modeling for high-power high-frequency circuits.
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Chapter 5




A physics-based model has been proposed to model High Electron Mobility Transistors. The Schrodinger
equation was used in conjunction with Fermi-Dirac statistics to generate an equation relating the sheet
carrier density, ns, to the Fermi level, Ef. Two quantum well eigenstates were considered, limiting the
effectiveness of the model in predicting ns concentrations to Vgs values below threshold. A simplified
version of the Poisson equation was used to obtain a linear charge-control relationship between ns and Vgs
which was later used to derive I/V equations. The linear and saturation I/V equations included both current
components which was found to improve upon previous results reported by other authors. Discrepancies
between the calculated and experimentally measured transconductance values supports the argument that
more research and work needs to be done to improve the accuracy of performance-predicting ability of the
model. Most of the other calculated results lacked experimental data to be compared against, in which case
their profiles and magnitudes were validated by comparison to experimental GaAs data. This was the case
for most of the conductance calculations and all of the capacitance and frequency calculations.
Most all the results were very encouraging in that all fell within 22% of the experimentally measured
values (when measured values were available). In reality, the agreement between simulated and measured
results was much better than that for the Ids vs. Vds and Id, vs. Vgs curves where the percent deviation
between the results never became larger than 10% for any curve at any bias condition. Percent errors could
not be calculated for the other curves since they were not able to be explicitly compared with experimental
measurements.
The most notable weakness in the model is its inability to accurately predict transconductance values in
and around the transitional area between the saturation and linear regions. This is a serious limitation
considering that peak
transconductance occurs when the device transitions from the saturation region to the
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linear region. Since gm is derived from the current curves, an explanation may be found there. When
looking at Fig. 4.8, good agreement was found between predicted and measured results with only a slight
bump occurring in the curves where the saturation and linear regions meet. The largest differences between
the measured and predicted values came either in the linear region or when thermal effects degraded the
current performance of the device. These differences, although small in the current curves, become
magnified and more pronounced with respect to the conductance parameters (gm and g0). Unfortunately,
experimental data could not be obtained for profile comparison for output conductance, g0. References that
were found provided simulation results that closely matched the results presented in Chapter 4. This was
the case with the remainder of results that were presented. They could not be compared to real samples so
their accuracy could not be validated. It is worthwhile to mention that excellent agreement was found
between Figures 4.1, 4.12, 4.15, 4.16, and 4.17 and their respective references. Figures 4.3 and 4.14,
however, did not have the same
"success."
The discrepancy with these curves involved their profiles more
so than their magnitudes. The ns vs. Vgs relationship pictured in Fig. 4.3 shows a near-perfect linear
relationship, with ns having negligible magnitudes for Vgs values less than threshold. In actuality, when Vgs
decreases to near threshold, ns begins to decrease asymptotically with respect to the x-axis [15] (much like
in Fig. 4.1 where rc, is plotted against Ef). In Fig, 4.14, Cgs is shown to increase at a decreasing rate for the
Vgs range specified. Although this is generally what happens, Cgs should rise faster and stabilize in value
with increasing Vgs [36].
5.2 Future Research
The following list of statements has been offered to detail the weaknesses of the model and of the
GaN growth process and to provide reasoning for future research:
1) Although major progress has been achieved
in recent years, the GaN growth process still needs
work. Steady improvement has been achieved in decreasing contact resistance values, idealizing
junction profiles, and increasing the quality of the grown semiconductor. More progress is needed,
however, until the process can produce acceptable yield. The rate at which the process can be
refined is limited by the fact that there exist only a handful of fabrication facilities worldwide that
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the following Vlh discrepancy was found by the author. In Garrido et al. [16], V,h values of -7 V
and -4.2 V were reported for two samples, one with an m of 25% and dd of 350 A, and the other
with an m of 22% and dd of 280 A, respectively. Both samples had an AlGaN spacer layer
thickness of 30 A and Si doping density of
2xl018 cm"3
in the charge donor layer. Using the
information provided in [16] and equation (2.6), V,h values of -10.14 V and -6.72 V were
calculated, in clear disagreement with the measured values. The difference between calculated V,h
and measured Vlh would lead directly to discrepancies with all other results, nullifying the
accuracy of the model. This discovery had a large part in deciding which hardware results would
be used for comparison and which could not be used. Using equation (2.6) and the device
parameters reported in Wu et al. [23], good agreement was found between the calculated V,h value
and the V,h reported ( 2.8 V) which was the motivation behind using [23] for experimental
comparison. As measured results would suggest, the device threshold voltage does not vary with
mole fraction as equation (2.6) and Fig. 5.1 would suggest. With that said, future research
modeling their relationship would be of great value in that it would not limit the applicability of
the model to devices with mole fractions of 15% or less.
3) The proposed model focused only on the strong inversion region, leading to poor subthreshold ns
concentration predictions. This is because Schrodinger's equation was used to obtain only two
quantum well eigenstates. Certainly if more eigenstates were included, and the Poisson equation
was not simplified, excellent agreement could be expected between predicted and experimentally
measured ns values in the subthreshold region. Nonetheless the V,h vs. m problem would still need
to be resolved if agreement between ns and Vgs was desired for devices of mole fractions higher
than 15%. It was unnecessary for the proposed model to accurately predict ns values in the
subthreshold region since the GaN-based HEMT is being considered as a high-power
amplification device.
4) In Fig. 4.7, the experimental data plotted increased, peaked,
and then decreased slightly as the
drain bias continued to increase. Thermal effects were offered as the explanation for this behavior.
Clearly, if a device heats up, the ability of the carriers to move (mobility) in the presence of an
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electric field will decrease. This affects the channel current in a negative manner which is the
reasoning behind the decrease in current observed at elevated drain biases. Since the proposed
model did not take these effects into account, no associated decrease was observed in the
calculated results, therefore increasing the deviation between experimental and calculated values.
Attempts have been made to alleviate this problem by growing GaN circuits on top of SiC
substrates that have high thermal conductivity (around 4-5
W-cm"1
as opposed to 0.35 Wcm
'
for
sapphire substrates [41]). Although thermal effects still cause device performance to degrade at
high drain biases (Vds > 20V), the degradation is less pronounced compared to when sapphire
substrates are used. A future model that includes performance-degrading effects such as thermal
effects and trapping effects would be useful in that it could predict more accurately the
performance of the device.
The model improvements just listed, with serve as motivation for future research in this area. Modeling the
relationship between the threshold voltage and mole fraction is most important since equation (2.6) limits
the proposed model to devices of mole fraction 15% or less.
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Appendix I
Appendix I - IdUn Derivation
Equation (2.12) shows the current density equation after plugging in the mobility model (equation (2.10)),
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(2.13b)
Simplifying the RHS and multiplying









The boundary conditions represent the





Since the intrinsic voltages are known at either end of the channel, (2.13c) can be integrated from x
= 0 to x
= L to obtain an expression for the drain current in the linear region,








Performing the integration yields,






Plugging in the boundary conditions and simplifying,
IdsL + 'dSVdsa ' < (Rd +R,) = bVgsVds
-
bVgJds (Rd + R, )
(2.13e)






coefficients of the lds terms, equation (2.13f) can
be prepared for the quadratic formula,














Appendix II - Vc(x) Derivation
This appendix outlines the derivation of the channel potential, Vc(x). Obtaining this expression was
pertinent to the model's incorporation of channel length modulation occurring in the saturation region. The
expression obtained here is later used to form the bias-dependent expression for L,, the length of the Low-
Field region in the channel.
Starting with equation (2.9) and plugging in equations (2.10) and (2.1 1) yields,
1 +
V v Ecvsal j
^dV(x)^
dx
WqjU0 ^K -v,M)^+i^f^(v, -v.ui
qd dx q ax\ qd
Simplifying (2.14a) gives the same expression as (2.13c) and is repeated here for reference,




Since the channel is pinched off and is of unknown length, only the boundary condition corresponding to x
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Plugging in the boundary conditions yields,
/<_(^ + a(VcU)-/(_^))
= fcVff(VcW-/^I)-^(ve2W-/^) (2.14e)
Distributing the coefficients through and combining terms with like orders
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